Space Charge Limited Current with Self-heating in
  Pr$_{0.7}$Ca$_{0.3}$MnO$_3$ based RRAM by Chakraborty, I. et al.
Space Charge Limited Current with Self-heating in Pr0.7Ca0.3MnO3 based RRAM  
I. Chakraborty1, N. Panwar1, A. Khanna1 and U. Ganguly1 
1Department of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai, 400076, India 
 
Abstract: Space Charge Limited Current (SCLC) based conduction has been identified for PCMO-based RRAM devices based on the observation that ܫ ∝ ܸఈ where ߙ ≈ 2. A critical feature of the ܫܸ characteristics is a sharp rise in current (ߙ ≫ 2) which has been widely attributed to trap-filled limit (TFL) followed by an apparent trap-free SCLC conduction. In this paper, we show by TCAD analysis that trap-filled limit (TFL) is insufficient to explain the sharp current rise (ߙ ≫ 2). As an alternative, we propose a shallow trap SCLC model with self-heating effect based thermal runaway to explain the sharp current rise followed by a series resistance dominated regime. Experimental results over a range of 25°C-125°C demonstrate all 4 regimes (i) Ohmic (ߙ = 1), (ii) shallow trap SCLC (ߙ ≈ 2), (iii) current shoot up (ߙ ≫ 2) and (iv) series resistance (ߙ = 1). Further, TCAD simulations with thermal modeling are able to match the experimental ܫܸ characteristics in all the regimes. Thus, a current conduction mechanism in PCMO-based RRAM supported by detailed TCAD model is presented. Such a model is essential for further quantitative understanding and design for PCMO-based RRAM. 
 
 Manganite like ܲݎ଴.଻ܥܽ଴.ଷܯܱ݊ଷ(PCMO) based bipolar RRAM is attractive for non-stochastic switching1, area-dependent current scaling2-3, fast switching, excellent endurance, and forming-less operation4-5. Among various mechanisms suggested to explain the ܫܸ characteristics for PCMO-based RRAM including Schottky barrier-like interface resistance switching6, and Metal-Insulator Mott-Transition7-8, SCLC-based mechanism has been a strong contender9-14. We have recently developed a quantitative analysis methodology for the extraction of uniform trap density (NT) and single trap energy (ET) for PCMO RRAM15 based on SCLC theory16. The ܫܸ characteristics may be described by ܫ ∝ ܸఈ where an initial Ohmic region (ߙ = 1) is followed by an SCLC region (ߙ ≈ 2). Then, a critical feature of the ܫܸ characteristics is a sharp rise in current (ߙ ≫ 2) which has been attributed largely to trap-filled limit (TFL) followed by an apparent trap-free SCLC conduction17-21 based on “curve-fitting” analysis. In fact, a sharp (<20mV/decade) current rise of more than 2 orders has been observed in the Low Resistance State (LRS) that enables selector-less PCMO RRAM22-23. However, such an SCLC model indicated by “curve fitting” needs to be verified by detailed physical modeling. In this paper, we analyze the ܫܸ characteristics of PCMO-based RRAM using TCAD modeling to demonstrate that TFL is insufficient to explain the sharp current rise (ߙ ≫ 2). We propose a single-trap SCLC-based model with self-heating followed by series resistance limited current to be sufficient to explain the observations. As validation, experimental ܫܸ characteristics from 25°C-125°C are compared to simulated ܫܸ characteristics to demonstrate that essential features are quantitatively reproduced.  
  A 64nm layer of ܲݎ଴.଻ܥܽ଴.ଷܯܱ݊ଷ(PCMO) was deposited by Pulsed Laser Deposition (PLD) at room temperature on a substrate consisting of bottom electrode of Pt (57nm)/Ti (9nm) deposited on SiO2/Si substrate1,4. The device was annealed at 650°C in N2 for 120s. Tungsten probe-tips were used as top electrode for facile characterization1, 4, 24. Agilent B1500 was used to measure ܫܸ characteristics. Typical ܫܸ characteristics, shown in Fig. 1(a) 
at various current compliances (ܫ஼ைெ௉௅ூ஺ே஼ா) indicate that the current level of LRS increases with ܫ஼ைெ௉௅ூ஺ே஼ா and saturates.  
 
Fig. 1. (a) ܫܸ characteristics for different ܫ஼ைெ௉௅ூ஺ே஼ா . LRS resistance decreases with increase in ܫ஼ைெ௉௅ூ஺ே஼ா . (b) log-log plot of ܫܸ characteristic exhibiting negative LRS and HRS comprising of different regimes of current transport. Inset shows linear plot of ܫܸ characteristic with fit of the linear regime (marked as red). 
    Fig. 1(a) shows the ܫܸ characteristics of our device at different ܫ஼ைெ௉௅ூ஺ே஼ா exhibiting two resistance states LRS and High Resistance State (HRS). The log-log plot in Fig. 1(b) of ܫܸ characteristic in negative LRS and HRS shows 4 distinct regimes based on the exponent  of V i.e. ܫ ∝ ܸఈ: (i) Ohmic  (α = 1) and (ii) SCLC (α ≈ 2) at low biases which indicates shallow trap SCLC. This is followed by (iii) sharp slope (α ≫ 2) and (iv) a saturated slope (α ൑ 2) followed by (v) current compliance (I = constant). As  regime (iii) is normally attributed to TFL17-21, we explore the behavior using TCAD simulations.  
To qualitatively compare experimental ܫܸ characteristics with trap-SCLC ܫܸ characteristics, we performed simulations of a M-I-M structure using SentaurusTM TCAD to demonstrate the qualitative difference between various types of SCLC. A band diagram of p-type PCMO with shallow and deep traps is depicted in Fig. 2(a) at (i) equilibrium and (ii) under bias. Trap-free SCLC-based ܫܸ characteristics exhibits a typical Ohmic (ߙ = 1) followed by SCLC (ߙ ≈ 2) in Fig. 2(b). The presence of traps modifies the ܫܸ characteristics. For shallow trap SCLC, regime (ii) i.e. α ≈ 2  is prominently preserved. Based on SCLC theory, both trap occupation and valence band occupation is given by Boltzmann distribution. The ratio of charge in valence band (݊) vs. shallow trap (்݊ௌ) is given by 
ߠ = ௡௡೅ೄ =
 ேೇ ୣ୶୮ቀಶೇషಶಷೖ೅ ቁ
ே೅ ୣ୶୮ቀಶ೅షೄషಶಷೖ೅ ቁ
=  ௏ܰ/்ܰ exp (ாೇିா೅షೄ௞் ) … (1)     
 
 
Fig 2: (a) Band profile comparison between (i) Ohmic regime and (ii) Trap-SCLC regime showing deep vs. shallow trap energy. Shallow traps can never be completely filled at high bias as they will partially lie above “injecting” Fermi Level (b) Simulated ܫܸ characteristics in presence of shallow, deep and no traps (c) Simulated ܫܸ showing the difference between isothermal simulations (blue) and thermodynamic simulations with thermal runaway (black), and thermal runaway arrested by the effect of series resistance (red). The maximum internal device temperature i.e. ௠ܶ௔௫  (green) increases steeply beyond a critical power just as the sharp (ߙ ≫ 2) ܫܸ characteristics is observed.  
Here, as ߠ ≪ 1, the trap charge is the dominant contribution to capacitive charging (ܳ = ܥܸ) per unit area (ܣ) (i.e. ܳ/ܣ = ׬ (்݊ௌ ൅ ݊)݀ݔ = ׬ ்݊(1 ൅ ߠ)݀ݔ ~׬ ்݊݀ݔ) due to applied bias. However, the current is only due to free carriers ݊ = ߠ்݊ , i.e., a fraction of the trapped charge. Hence, the shallow-trap SCLC current (ܫ௧௥௔௣ିௌ) is reduced by a factor ߠ from the trap-free current (ܫ௧௥௔௣௙௥௘௘) based on SCLC theory16.  
ܫ௧௥௔௣ି = ߠܫ௧௥௔௣௙௥௘௘ ;  ܫ௧௥௔௣௙௥௘௘ = ଽ଼ ఓఢ௏మ௅య ܣ … (2)   
Further, the ܫܸ characteristics “gently” transitions from shallow trap SCLC (ߙ = 2) via TFL to trap-free SCLC (ߙ = 2) as shown in Fig. 2(b). This is because traps near the injecting contact, remain above the “injecting” Fermi level and thus never get fully filled, as depicted in Fig. 2(a). For deep traps SCLC, unlike the valence band, trap occupation follows Fermi Dirac statistics instead of Boltzmann Distribution. Hence, deep trap energy (ܧ்ି஽) is such that ܧி െܧ்ି஽ ൏ 3݇ܶ even at equilibrium and reduces further with bias. They are also fully filled at high bias, leading to prominent TFL, shown in Fig. 2(b). There are two implications for deep trap SCLC as indicated in Fig. 2(b). First, the α ≈ 2 regime (equivalent to shallow trap SCLC) is not observed for deep traps.  Second, the ܫܸ characteristics transitions directly from Ohmic 
(ߙ = 1), via a sharp TFL (ߙ ≫ 2), to trap-free SCLC (ߙ = 2). Thus, shallow traps can qualitatively reproduce the HRS experimental ܫܸ characteristics where an increase in shallow trap density will reduce current levels progressively but preserve the ߙ ≈ 2 dependence (unlike in deep traps). However, shallow traps do not exhibit sharp (ߙ ≫ 2) TFL which is observed experimentally. Thus we propose an alternative to resolve the apparent inconsistency by using a single shallow trap model along with self-heating. 
To qualitatively demonstrate the effect of self-heating on shallow trap-SCLC ܫܸ characteristics, we perform thermodynamic simulations (involving simultaneous heat and current transport modeling) which matches isothermal simulation at 298K at low voltage, shown in Fig. 2(c). However, beyond a critical power density, current shoots up akin to experimental behavior. The temperature (ܶ) vs Voltage (ܸ) plot in Fig. 2(c) shows that temperature shoot-up (above 298K) occurs simultaneously with current shoot-up (ߙ ≫ 2) indicating correlation due to self-heating. To understand this current shoot-up we need to consider two aspects. First, the steady state temperature (ܶ) depends upon power density (݌ = ܬܸ i.e. power per unit area) by Eq. 3 under 1-D steady state conditions, derived from Fourier’s law of heat conduction:  
െߢ ݀ଶܶ݀ݔଶ = ݌/ܮ       …  (3) 
where ߢ is thermal conductivity of the material. Upon integration with boundary conditions of ܶ = ௔ܶ௠௕௜௘௡௧ at ݔ = 0 and ݔ = ܮ, the peak temperature ( ௠ܶ௔௫) occurs at ݔ = ܮ/2 such that  
௠ܶ௔௫ െ ௔ܶ௠௕௜௘௡௧ = ݌ߢ
ܮ
8           … (4) 
Thus, ௠ܶ௔௫ increases linearly with power density (݌). As the current increases with bias (i.e. power density increase) an increase in temperature occurs, which is significant after a critical power level. Secondly, as the temperature rises, current increases as a response (observed experimentally and verified by simulations later). This further increases power density and hence temperature causing a positive feedback process. To eventually break the positive feedback, the current must become independent of the PCMO temperature. A metallic contact series resistance limited current will be effective for this purpose which will, in fact, reduce current at higher temperature in the contacts. Finally, compliance should limit the current.  
 Fig 3: SCLC current vs. power at compliance indicating that SCLC current increases and then saturates as trap-free SCLC is achieved. Inset shows that ஼ܲைெ௉௅ூ஺ே஼ா  remains roughly equal with varying temperature.  
 To quantitatively model the electrical transport of the LRS, a further simplification is useful. We assume that LRS is trap-free based on the following rationale. During set (HRS  
LRS), the oxygen vacancies drift out of the PCMO device to reduce trap density. The trap density (்ܰ) reduction causes increase in SCLC current by a factor of 1/்ܰ  (Eq. 2). The limit of current increase is trap-free SCLC beyond which no further current increase can occur. Oxygen vacancy velocity (drift) under electric field (ܨ) estimated by Mott Gurney equation25-26, given by  
ݒ = ݂ܽ݁ିா೘௞் sinh ൬ ܨܨ௢൰ … (5) 
 is strongly ܶ-dependent (where critical field ܨ௢ = 2݇ܶ/ݍܽ, ܽ is hopping distance, ܧ௠ is zero-field barrier height, ݂ is escape frequency). In Fig. 1(a), at ambient temperature ( ௔ܶ௠௕௜௘௡௧ = 298ܭ), SCLC current level increases (resistance decreases) as ܫ஼ைெ௉௅ூ஺ே஼ா increases. The power at compliance ( ஼ܲைெ௉௅ூ஺ே஼ா = ܫ஼ைெ௉௅ூ஺ே஼ா ∗ ஼ܸைெ௉௅ூ஺ே஼ா) produces 
௠ܶ௔௫ (Eq. 4). Higher  ௠ܶ௔௫ is related to more effective vacancy removal (Eq. 5) which should cause increase in current level until saturation sets in as all oxygen vacancies (i.e. traps) are removed and trap-free SCLC is achieved. This is observed experimentally in Fig. 3 where initially SCLC current level increases with increased ܫ஼ைெ௉௅ூ஺ே஼ா but then saturates to a trap-free LRS. This enables us to assume that the lowest LRS is trap-free at ௔ܶ௠௕௜௘௡௧ =298K. For higher ௔ܶ௠௕௜௘௡௧, ௠ܶ௔௫ increases with ௢ܶ (Eq. 4) as power ( ஼ܲைெ௉௅ூ஺ே஼ா) remains approximately same for same ܫ஼ைெ௉௅ூ஺ே஼ா (see Fig 3 inset). Hence oxygen vacancy motion is stronger at higher ௔ܶ௠௕௜௘௡௧. This implies that LRS is essentially trap-free at all ௔ܶ௠௕௜௘௡௧, at least above 298K. 
To verify the model, we characterized our device at various ௔ܶ௠௕௜௘௡௧ ranging from 25°C-125°C. The experimental ܫܸ characteristics of 10 sweeps at 25°C and 125°C are plotted in Fig. 4(c). The LRS shows the 4 regimes (discussed in Fig. 1(b)) in Fig. 4(c) with the series resistance regime exhibiting linearity for both temperatures (Fig. 4(c) inset)  as in the intermediate temperatures (not shown). 
We performed SentaurusTM TCAD simulations where we use ߳ = 3000߳௢ which is consistent with a range of ߳ (i.e. 103-105)27. Based on trap-free SCLC model, the experimental ܫܸ characteristics at 298K is matched in regimes (i) and (ii) using ߤ = 3 ܿ݉ଶ/ܸݏ. We assume a temperature dependence given by ߤ் = ߤଶଽ଼௄(ܶ/298)ିఉ where the exponent is assumed to be 2.2, based on values of other semiconductors like Si, GaAs and Ge28. To match the experimental Ohmic current temperature dependence, ߶஻ was varied to obtain a reasonable match for ߶஻ = 0.17ܸ݁. Series resistance is extracted from experiments and inserted into the simulations. As PCMO has area-scalable current2-3 contact area was estimated to be 1 ߤ݉ଶ for probe tip with 14ߤ݉ diameter (Fig. 4(b) inset). 
To incorporate self-heating, the thermal resistance of the device i.e. (i) PCMO (ii) top electrode (i.e. W probe-tip) and (iii) bottom electrode (including substrate) was modeled by Finite Element Method(FEM) in MATLAB® in cylindrical coordinates, shown in Fig 4(b). An analytical model of the heat differential equation is used (i.e. ߢ݀ܶ/݀ݎ = ܫொ/ܣ = ܫܸ/ܣ, where ܫொ is heat current in W, ߢ is thermal conductivity in Wcm-1K-1, A is area of conduction). The thermal resistance is defined as ்ܴு = ݀ܶ/ܫொ. This is used to estimate the effective ்ܴு of the top and bottom electrode to be 7×103 KW-1 and 2.8×104 KW-1 respectively which is incorporated into TCAD “thermodynamic” simulations that includes self-heating. The resistance of the PCMO layer (4.2×104 KW-1) is still comparable relative to electrode thermal resistances.  
Based on this, the ܫܸ characteristics in all regimes are simulated at different temperatures including regimes (ii) SCLC (ߙ ≈ 2) (iii) thermal shoot-up (ߙ ≫ 2) (iv) series 
resistance. Fig. 4(a) shows the experimental ܫܸ characteristics exhibiting switching. In Fig. 4(c) we observe significant matching across all 4 regimes for 25oC and 125oC. Inset shows the linear plots of ܫ vs. ܸ, which depicts significant matching of series resistance. Further, the simulated ܫܸ at ௔ܶ௠௕௜௘௡௧ =25°C in Fig. 4(c) is identical to curve C in Fig. 2(c). The corresponding ௠ܶ௔௫ ݒݏ. ܸ at ௔ܶ௠௕௜௘௡௧ =25°C shows ௠ܶ௔௫ =438°C at 1.3V and 7.85mA by TCAD, which matches well with the FEM-based detailed T-profile calculation where 
௠ܶ௔௫ =440°C (Fig. 4 (b)). Further, at ௔ܶ௠௕௜௘௡௧ =125°C, T-rise occurs at lower V than for 
௔ܶ௠௕௜௘௡௧ =25°C.  
 
Fig 4: (a) ܫܸ characteristics exhibiting switching at 25°C and 125°C  (b) Cross-section of FEM thermal simulation of device, including Tungsten probe tip and substrate stack, showing the temperature distribution for V=1.3V, I=7.85 mA At 25°C, ௠ܶ௔௫ = 440°ܥ. The thermal conductivities in Wm-1K-1 are PCMO: 1.529, Pt: 71, W: 173, SiO2: 1.3 and Si: 13130. Inset contains probe tip of diameter 14ߤ݉ in contact with PCMO layer on wafer; (c) Log-Log and Linear (inset) experimental and simulated ܫܸ plot for two different ௔ܶ௠௕௜௘௡௧ 25°C and 125°C across 10 voltage sweeps. Significant matching is observed in all 4 regimes.  
   
Fig 5: Comparison across various ambient temperatures ranging from 25°C-125°C between simulations and experimental ܫ at (a) V=25mV in Ohmic regime and (b) V=0.4V in SCLC regime exhibit significant matching. (c) Box charts of power (ܲ = ܫ ൈ ܸ) at ௧ܸ௢ and simulated power values at corresponding temperatures displays significant correlation. (d) Box charts showing increase in resistance with increasing temperature from which temperature co-efficient of resistance is extracted from mean values.  
In Fig. 5, experimental data and simulations are compared in each regime over temperatures ranging from 25°C-125°C. Fig. 5(a) and 5(b) respectively show the simulated dependence of Ohmic current (V=25mV) and trap-free SCLC (V=0.4V) is consistent with experimental observations at various ௔ܶ௠௕௜௘௡௧. This implies that a simple SCLC model can quantitatively predict experimental ܫܸ characteristics in the Ohmic and SCLC regime including the temperature dependence.  
For current shoot-up to commence, the internal device temperature ௠ܶ௔௫ shoot-up should initiate. As power ܲ ∝ ܫܸ ∝ ܸଷ increases sharply with ܸ, a critical power ( ௖ܲ௥௜௧) exists beyond which ௠ܶ௔௫ െ ௔ܶ௠௕௜௘௡௧ ≫ 0. We define the critical power ௖ܲ௥௜௧ = ௧ܸ௢ܫ௧௢, where ௧ܸ௢ is take-off voltage and ܫ௧௢ is the corresponding take-off current such that ߙ increases from 2 by 10%. Fig. 5(c) shows linear relation between ௖ܲ௥௜௧  vs. ௔ܶ௠௕௜௘௡௧ extracted from experimental data with a negative slope consistent with Eq. 3, which validates self-heating. In addition, simulations show excellent match with experiments.  
   Fig. 5(d) depicts the dependence of resistance extracted from the series resistance limited regime vs. ௔ܶ௠௕௜௘௡௧. We observe that resistance increases with temperature linearly. The temperature co-efficient of the series resistance (ߙோ) is estimated to be ߙோ = 3.76 ൈ10ିଷ/°ܥ based on a temperature-dependent resistance model: ܴ଴(1 ൅ ߙோ(ܶ െ ௥ܶ௘௙)), where 
௥ܶ௘௙ is 20°C. This is similar to the range for metals e.g. Pt ( ߙோ = 3.73 ൈ 10ିଷ/°ܥ ) and W ( ߙோ = 4.4 ൈ 10ିଷ/°ܥ)31, indicating that the series resistance originates from metallic resistance. 
 Earlier15, we have shown that negative and positive ܫܸ characteristics in PCMO are symmetric in regime (i) and (ii). In regime (iii), negative LRS produced a current shoot-up while in positive LRS it initiates reset. The self-heating origin of current shoot-up in negative LRS is consistent with initiation of reset in positive LRS due to enhanced ionic transport by temperature change. Interestingly, more effective reset has been demonstrated experimentally in PCMO-RRAM by insertion of thermal insulators2. Further, thermally-assisted reset is proposed for non-filamentary RRAM32. Thus, the self-heating model to explain the DC characteristics provides a critical anchor-point for switching kinetics modeling in non-filamentary RRAM.    
In this paper, we have shown that simple SCLC theory is not sufficient to capture the entire ܫܸ characteristics in PCMO-based RRAM devices, especially the sharp shoot-up in current which we show is erroneously attributed to trap-filled limit. We have proposed a model which uses simple shallow trap SCLC theory along with self-heating followed by series resistance dominated regime to quantitatively model the experimental ܫܸ characteristics in LRS over a range of ambient temperatures. Thus, this DC ܫܸ model provides a quantitative platform of further analysis of electron and ion dynamics in PCMO-based RRAM. 
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